No description
  • C 65.8%
  • Verilog 32.3%
  • SystemVerilog 0.8%
  • Makefile 0.3%
  • Python 0.3%
  • Other 0.3%
Find a file
2026-11-02 00:28:29 +00:00
bootsim allow using the full 1gb ram 2026-10-20 19:02:08 +02:00
firmware implemented uart fifo 2026-10-29 16:08:03 +01:00
rtl implemented uart fifo 2026-10-29 16:08:03 +01:00
software added flash to board pkg and update coprocessor 2026-10-24 20:02:55 +02:00
verification initial 138k support 2026-10-18 14:44:39 +02:00
.gitignore added linux coprocessor and gpio support 2026-10-22 18:41:09 +02:00
flake.lock added nix stuff 2026-10-05 20:29:56 +02:00
flake.nix small fixes 2026-10-18 15:13:56 +02:00
LICENSE added license 2026-11-02 00:28:29 +00:00