No description
  • Verilog 75%
  • Assembly 10.4%
  • Python 4.3%
  • Nix 3.6%
  • C 3.3%
  • Other 3.4%
Find a file
2026-11-02 00:29:18 +00:00
example make the design tt ready 2026-10-23 14:32:13 +02:00
rtl small update 2026-10-24 19:44:00 +02:00
tests make the design tt ready 2026-10-23 14:32:13 +02:00
uploader initial commit (finally working) 2026-09-25 20:29:15 +02:00
.gitignore initial commit (finally working) 2026-09-25 20:29:15 +02:00
flake.lock added nix file 2026-10-21 20:51:39 +02:00
flake.nix added nix file 2026-10-21 20:51:39 +02:00
LICENSE added license 2026-11-02 00:29:18 +00:00
phoenix-v2.pdf added specs 2026-09-25 20:30:25 +02:00
README.md initial commit (finally working) 2026-09-25 20:29:15 +02:00
upload.py added serial bootloader and example project 2026-09-26 01:09:42 +02:00

Phoenix (v2) IP core